From Hamsterworks Wiki!
VDHL is the language used to specify hardware designs such as Field Programmable Gate Arrays
Verbosity of VHDL
VHDL is very verbose, enough that it can to be compared to COBOL! This is good, as it is very explicit about what is going on, but it also means a lot of typing is required to get things started, and then even minor changes require a lot of edits and maybe a few builds to complete.
- http://www.gaisler.com/doc/vhdl2proc.pdf has a very nice and effective VDHL coding style
- http://courseware.ee.calpoly.edu/cpe-269/InternalDocs/vhdl_cheat_sheet.pdf is a good VHDL cheat sheet